


FORM PTO-1390 (REV 11-2000)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTORNEY'S DOCKET NUMBER 117-377	
TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371				U.S. APPLICATION NO. (If known, see 37 C.F.R. 1.5) 10/019951 unknown	
INTERNATIONAL APPLICATION NO. PCT/GB00/02573		INTERNATIONAL FILING DATE 05/07/2000		PRIORITY DATE CLAIMED 09/07/1999	
TITLE OF INVENTION DATA PROCESSOR					
APPLICANT(S) FOR DO/EO/US BENJAMIN, S.					
Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:					
1. <input checked="" type="checkbox"/> This is a FIRST submission of items concerning a filing under <u>35 U.S.C. 371</u> .					
2. <input type="checkbox"/> This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371.					
3. <input checked="" type="checkbox"/> This is an express request to begin national examination procedures (35 U.S.C. 371(f)). The submission must include items (5), (6), (9) and (21) indicated below.					
4. <input type="checkbox"/> The U.S. has been elected by the expiration of 19 months from the priority date (Article 31).					
5. A copy of the International Application as filed (35 U.S.C. 371(c)(2)).					
a. <input type="checkbox"/> is attached hereto (required only if not communicated by the International Bureau).					
b. <input checked="" type="checkbox"/> has been communicated by the International Bureau.					
c. <input type="checkbox"/> is not required, as the application was filed in the United States Receiving Office (RO/US).					
6. <input type="checkbox"/> An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)).					
a. <input type="checkbox"/> is attached hereto.					
b. <input type="checkbox"/> has been previously submitted under 35 U.S.C. 154(d)(4).					
7. <input type="checkbox"/> Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))					
a. <input type="checkbox"/> are attached hereto (required only if not communicated by the International Bureau).					
b. <input type="checkbox"/> have been communicated by the International Bureau.					
c. <input type="checkbox"/> have not been made; however, the time limit for making such amendments has NOT expired.					
d. <input type="checkbox"/> have not been made and will not be made.					
8. <input type="checkbox"/> An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).					
9. <input type="checkbox"/> An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).					
10. <input type="checkbox"/> A English language translation of the annexes of the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).					
Items 11 To 20 below concern document(s) or information included:					
11. <input checked="" type="checkbox"/> An Information Disclosure Statement under 37 C.F.R. 1.97 and 1.98.					
12. <input type="checkbox"/> An assignment document for recording. A separate cover sheet in compliance with 37 C.F.R. 3.28 and 3.31 is included.					
13. <input checked="" type="checkbox"/> A FIRST preliminary amendment.					
14. <input type="checkbox"/> A SECOND or SUBSEQUENT preliminary amendment.					
15. <input type="checkbox"/> A substitute specification.					
16. <input type="checkbox"/> A change of power of attorney and/or address letter.					
17. <input type="checkbox"/> A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821-1.825.					
18. <input type="checkbox"/> A second copy of the published international application under 35 U.S.C. 154(d)(4).					
19. <input type="checkbox"/> A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4).					
20. <input checked="" type="checkbox"/> Other items or information. PTO Form 1449, Intl. Srch Report, Srch Report under Section 17(5) and Cited References					

U.S. APPLICATION NO. (if known, see 37 C.F.R. 1.51 and 1.52) 10/2019951		INTERNATIONAL APPLICATION NO. PCT/GB00/02573		ATTORNEY'S DOCKET NUMBER 117-377	
21. <input checked="" type="checkbox"/> The following fees are submitted:				CALCULATIONS PTO USE ONLY	
BASIC NATIONAL FEE (37 C.F.R. 1.492(a)(1)-(5)): -- Neither international preliminary examination fee (37 C.F.R. 1.482) nor international search fee (37 C.F.R. 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO\$1040.00 -- International preliminary examination fee (37 C.F.R. 1.482) not paid to USPTO but International Search Report prepared by the EPO or JPO.....\$890.00 -- International preliminary examination fee (37 C.F.R. 1.482) not paid to USPTO but international search fee (37 C.F.R. 1.445(a)(2)) paid to USPTO\$740.00 -- International preliminary examination fee (37 C.F.R. 1.482) paid to USPTO but all claims did not satisfy provisions of PCT Article 33(1)-(4).....\$710.00 -- International preliminary examination fee (37 C.F.R. 1.482) paid to USPTO and all claims satisfied provisions of PCT Article 33(1)-(4).....\$100.00					
ENTER APPROPRIATE BASIC FEE AMOUNT =				\$	890.00
Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input checked="" type="checkbox"/> 30 months from the earliest claimed priority date (37 C.F.R. 1.492(e)).				\$	130.00
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE		
Total Claims	32	-20 =	12	X	\$18.00
Independent Claims	3	-3 =	0	X	\$84.00
MULTIPLE DEPENDENT CLAIMS(S) (if applicable)					\$280.00
CLAIM FEES ARE NOT BEING PAID AT THIS TIME				TOTAL OF ABOVE CALCULATIONS =	
<input checked="" type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above are reduced by 1/2.					618.00
SUBTOTAL =				\$	618.00
Processing fee of \$130.00, for furnishing the English Translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 C.F.R. 1.492(f)).				+	0.00
TOTAL NATIONAL FEE =				\$	618.00
Fee for recording the enclosed assignment (37 C.F.R. 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 C.F.R. 3.28, 3.31). \$40.00 per property				+	0.00
Fee for Petition to Revive Unintentionally Abandoned Application (\$1280.00 - Small Entity = \$640.00)				\$	0.00
TOTAL FEES ENCLOSED =				\$	618.00
				Amount to be:	
				refunded	\$
				Charged	\$
a. <input checked="" type="checkbox"/> A check in the amount of \$618.00 to cover the above fees is enclosed. b. <input type="checkbox"/> Please charge my Deposit Account No. 14-1140 in the amount of \$_____ to cover the above fees. A duplicate copy of this form is enclosed. c. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 14-1140. A duplicate copy of this form is enclosed. d. <input checked="" type="checkbox"/> The entire content of the foreign application(s), referred to in this application is/are hereby incorporated by reference in this application.					
NOTE: Where an appropriate time limit under 37 C.F.R. 1.494 or 1.495 has not been met, a petition to revive (37 C.F.R. 1.137(a) or (b)) must be filed and granted to restore the application to pending status.					
SEND ALL CORRESPONDENCE TO: NIXON & VANDERHYTE P.C. 1100 North Glebe Road, 8 th Floor Arlington, Virginia 22201-4714 Telephone: (703) 816-4000					
				 SIGNATURE	
				Arthur R. Crawford NAME	
				25,327 REGISTRATION NUMBER	
				January 7, 2002 Date	

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of

BENJAMIN, S.

Atty. Ref.: 117-377

Serial No. unknown

Group:

Filed: January 7, 2002

Examiner:

For: DATA PROCESSOR

* * * * *

January 7, 2002

Assistant Commissioner for Patents
Washington, DC 20231

Sir:

PRELIMINARY AMENDMENT

In order to place the above-identified application in better condition for examination, please amend the application as follows:

IN THE SPECIFICATION

Please substitute the following paragraphs in the specification for corresponding paragraphs previously presented. A copy of the amended specification paragraphs showing current revisions is attached.

Page 1, before the first line, insert as a separate paragraph:

This application is the US national phase of international application PCT/GB00/02573 filed 05 July 2000, which designated the US .

IN THE CLAIMS

Please substitute the following amended claims for corresponding claims previously presented. A copy of the amended claims showing current revisions is attached.

3. A data processor according to claim 1 wherein the means for independently addressing the two types of unit cells addresses each type of unit cell by applying to the whole array the state transformation signal in the form of a physical stimulus to which unit cells of the other type are substantially inert.

4. A data processor according to claim 1 wherein the array is one dimensional, consisting of a line of unit cells of alternating type.

6. A data processor according to claim 1 wherein data bits are represented on the array as patterns of said first and second states, each data bit being represented by a pattern of states formed by a plurality of adjacent unit cells.

7. A data processor according to claim 1 wherein each data bit is represented by a pattern of states formed by four adjacent unit cells.

9. A data processor according to claim 1 further comprising at least one of: first means for simultaneously addressing all unit cells of the array with a state transformation signal to which all the unit cells respond; second means for

simultaneously addressing all unit cells of the array with a 15 state transformation signal to which the unit cells respond in dependence on the states of their nearest neighbours;

third means for addressing all unit cells of one of said different types in the array with a state transformation signal to which all the unit cells of said onetype respond.

10. A data processor according to claim 1 wherein the state transformation switches the state of the unit cell between said first and second distinguishable states.

11. A data processor according to claim 1 further comprising loading means for loading data onto the array by applying a first state transformation to a unit cell on the edge of the array to set it into a desired state and a second state transformation to move the data to a neighbouring unit cell within the array by transforming said neighbouring unit cell into the same state.

13. A data processor according to claim 11 wherein the loading means is operable to load a control unit onto the array, the control unit comprising a predetermined pattern of states of a plurality of adjacent unit cells.

16. A data processor according to claim 13, wherein there are a plurality of control units each having associated with it a set of states constituting a label such that each of

said plurality of control units may be independently manipulated by a computational process involving each control unit and its label.

18. A data processor according to claim 16 wherein the label comprises a plurality of unit cells adjacent the control unit.

19. A data processor according to claim 16 wherein each of said plurality of control units also has associated with it a plurality of adjacent unit cells set into a predetermined state.

20. A data processor according to claim 16 wherein pairs of 10 adjacent control units are mutually separated by a plurality of data bits.

21. A data processor according to claim 16 wherein each region of the data processor hitherto containing a single control unit and its associated label bits is extended to include additional control units and labels so as to provide parallel computation within that region.

22. A data processor according to claim 16 wherein a plurality of different transformations are applicable to the control units corresponding to different subsequent operations on the data bits.

23. A data processor according to claim 16 wherein the labels and auxiliary bits associated with each control unit are represented by quantum systems in a quantum superposition of states, whereby the control units may be in a superposition of an enabled and disabled state.

24. A data processor according to claim 1 wherein said unit cells are Boolean variables in an array stored in the memory of a computer.

25. A data processor according to any one of claim 1 wherein the unit cells are quantum systems and said distinguishable states are different eigenstates of the system such that each unit cell can be in a quantum superposition of the distinguishable states.

26. A data processor according to claim 25 wherein the state transformation is a unitary transform.

27. A data processor according to claim 26 wherein the quantum systems are non-zero-spin nuclei of a molecule, said distinguishable states being different spin states, said state transformations being effected by illumination of the array with electromagnetic radiation of a frequency selected to flip the spin of the unit cells to be addressed.

28. A data processor according to claim 26 wherein the quantum systems are non-zero-spin nuclei of donor impurity atoms in a semiconductor.

29. A data processor according to claim 23 wherein the unit cells are quantum systems and said distinguishable states are different eigenstates of the system such that each unit cell can be in a quantum superposition of the distinguishable states.

Please add the following new claims 30-32:

30. (NEW) A data processor according to claim 29 wherein the state transformation is a unitary transform.

31. (NEW) A data processor according to claim 30 wherein the quantum systems are non-zero-spin nuclei of a molecule, said distinguishable states being different spin states, said state transformations being effected by illumination of the array with electromagnetic radiation of a frequency selected to flip the spin of the unit cells to be addressed.

32. (NEW) A data processor according to claim 30 wherein the quantum systems are non-zero-spin nuclei of donor impurity atoms in a semiconductor.

BENJAMIN, S.
Serial No. **unknown**


REMARKS

Attached hereto is a marked-up version of the changes made to the specification and claims by the current amendment. The attached page(s) is captioned

Respectfully submitted,

NIXON & VANDERHYE P.C.

By: _____



Arthur R. Crawford
Reg. No. 25,327

ARC:ecb
1100 North Glebe Road, 8th Floor
Arlington, VA 22201-4714
Telephone: (703) 816-4000
Facsimile: (703) 816-4100

VERSION WITH MARKINGS TO SHOW CHANGES MADE

IN THE SPECIFICATION

Page 1, before the first line, insert as a separate paragraph:

This application is the US national phase of international application PCT/GB00/02573 filed 05 July 2000, which designated the US .

IN THE CLAIMS

3. A data processor according to claim 1 ~~or 2~~ wherein the means for independently addressing the two types of unit cells addresses each type of unit cell by applying to the whole array the state transformation signal in the form of a physical stimulus to which unit cells of the other type are substantially inert.

4. A data processor according to claim 1, ~~2 or 3~~ wherein the array is one dimensional, consisting of a line of unit cells of alternating type.

6. A data processor according to claim 1, ~~2, 3 4 or 5~~ wherein data bits are represented on the array as patterns of said first and second states, each data bit being represented by a pattern of states formed by a plurality of adjacent unit cells.

7. A data processor according to ~~any one of claims 1 to 6~~ wherein each data bit is represented by a pattern of states formed by four adjacent unit cells.

9. A data processor according to ~~any one of the preceding claims 1~~ further comprising at least one of:

first means for simultaneously addressing all unit cells of the array with a state transformation signal to which all the unit cells respond; second means for simultaneously addressing all unit cells of the array with a 15 state transformation signal to which the unit cells respond in dependence on the states of their nearest neighbours;

third means for addressing all unit cells of one of said different types in the array with a state transformation signal to which all the unit cells of said onetype respond.

10. A data processor according to ~~any one of the preceding claims 1~~ wherein the state transformation switches the state of the unit cell between said first and second distinguishable states.

11. A data processor according to ~~any one of the preceding claims 1~~ further comprising loading means for loading data onto the array by applying a first state transformation to a unit cell on the edge of the array to set it into a desired state and a second state transformation to move the data to a neighbouring unit cell within the array by transforming said neighbouring unit cell into the same state.

13. A data processor according to claim 11 ~~or 12~~ wherein the loading means is operable to load a control unit onto the array, the control unit comprising a predetermined pattern of states of a plurality of adjacent unit cells.

16. A data processor according to claim 13, ~~14 or 15~~, wherein there are a plurality of control units each having associated with it a set of states constituting a label such that each of said plurality of control units may be independently manipulated by a computational process involving each control unit and its label.

18. A data processor according to claim 16 ~~or 17~~ wherein the label comprises a plurality of unit cells adjacent the control unit.

19. A data processor according to claim 16 ~~or 17~~ wherein each of said plurality of control units also has associated with it a plurality of adjacent unit cells set into a predetermined state.

20. A data processor according to ~~any one of claims 16 to 19~~ wherein pairs of 10 adjacent control units are mutually separated by a plurality of data bits.

21. A data processor according to ~~any one of claims 16 to 20~~ wherein each region of the data processor hitherto containing a single control unit and its associated

label bits is extended to include additional control units and labels so as to provide parallel computation within that region.

22. A data processor according to ~~any one of claims 16 to 21~~ wherein a plurality of different transformations are applicable to the control units corresponding to different subsequent operations on the data bits.

23. A data processor according to ~~any one of claims 16 to 22~~ wherein the labels and auxiliary bits associated with each control unit are represented by quantum systems in a quantum superposition of states, whereby the control units may be in a superposition of an enabled and disabled state.

24. A data processor according to ~~any one of the preceding claims 1~~ wherein said unit cells are Boolean variables in an array stored in the memory of a computer.

25. A data processor according to any one of claims 1 ~~to 22~~ wherein the unit cells are quantum systems and said distinguishable states are different eigenstates of the system such that each unit cell can be in a quantum superposition of the distinguishable states.

26. A data processor according to claim ~~23 or~~ 25 wherein the state transformation is a unitary transform.

27. A data processor according to claim ~~23, 25 or 26~~ wherein the quantum systems are non-zero-spin nuclei of a molecule, said distinguishable states being different spin states, said state transformations being effected by illumination of the array with electromagnetic radiation of a frequency selected to flip the spin of the unit cells to be addressed.

28. A data processor according to claim ~~23, 25 or 26~~ wherein the quantum systems are non-zero-spin nuclei of donor impurity atoms in a semiconductor.

29. A data processor according to claim 23 wherein the unit cells are quantum systems and said distinguishable states are different eigenstates of the system such that each unit cell can be in a quantum superposition of the distinguishable states constructed and arranged to operate substantially as herein before described with reference to and as illustrated in the accompanying drawings.

Please add the following new claims 30-32:

30. (NEW) A data processor according to claim 29 wherein the state transformation is a unitary transform.

31. (NEW) A data processor according to claim 30 wherein the quantum systems are non-zero-spin nuclei of a molecule, said distinguishable states being different

spin states, said state transformations being effected by illumination of the array with electromagnetic radiation of a frequency selected to flip the spin of the unit cells to be addressed.

32. (NEW) A data processor according to claim 30 wherein the quantum systems are non-zero-spin nuclei of donor impurity atoms in a semiconductor.

-1-

DATA PROCESSOR

The present invention relates to a data processor which can be loaded with
5 data and perform logical operations on that data. It is particularly concerned with a
data processor in the form of a cellular automaton made from unit cells which
respond to control signals and interact with each other.

Presently there is tremendous interest in the new field of quantum
computation. Quantum computers are thought to offer great advantages in the speed
10 of certain types of task which take current conventional "classical" computers much
time. Using quantum computers techniques which are computationally intensive or
intractable could be completed very quickly. In a quantum computer, information is
stored not as a string of ones and zeros, as in a classical computer, but instead as a
series of quantum-mechanical states (eigenstates) of a particle, such as the spin
15 direction of atomic nuclei in a long molecule or of donor impurities in a semi-
conductor. Under the laws of quantum mechanics each particle can be in more than
one state at a particular time, thus making it possible for each particle in the quantum
computer to represent more than one bit of information. These bits are referred to as
"qubits" and thus in a binary mode qubits can exist simultaneously as 0 and 1, with
20 the probability for each state being given by a numerical coefficient. It is the fact
that the quantum computer can be in multiple states at once, known as superposition,
and that it can act on all of its possible states simultaneously, which gives a quantum
computer its potential power.

Because a quantum computer works in a fundamentally different way from a
25 classical computer, the architecture of the data processor which is used as the basis
for logical operations on data can be quite different.

A data processor which consists of an array of weakly coupled quantum
systems has previously been proposed by S Lloyd in "A Potentially Realisable
Quantum Computer"; Science, Volume 261, 17 September 1993. Computation is
30 effected by subjecting the array to a sequence of electromagnetic pulses which induce
transitions between locally defined quantum states. A one dimensional array, for

-2-

instance, can consist of localised electron states in a polymer. A two dimensional array can be formed by quantum dots in a semi-conductor. A three dimensional array can be formed by nuclei spins in a crystal lattice. In this system three types of quantum system A, B and C are required in the array, each having two states, e.g. a ground state 0 and an excited state 1. Each bit of data to be processed is represented by the state of one of the systems. Thus the ground and excited state can represent a binary data bit. The systems are arranged in repeating triplets ABCABCABC... etc. Each system A, B or C forms a unit cell of the processor. In the absence of interactions between the unit cells, it would be possible to drive the unit cells between the ground and excited states by shining light on the array at the resonant frequency (ω_A , ω_B , ω_C) of the transition for the respective unit cell. By shining light at the resonant frequency ω_B of the unit cells of type B, only the cells of type B would be affected, whereas the unit cells of type A and C would be unaltered. In fact the situation is different in practice because physical interactions are present between the unit cells. The effect of this is that the resonant frequency required for inverting a particular cell depends through the interactions on whether the unit cell to its right is in the ground or excited state and whether the unit cell to its left is in the ground or excited state. This gives four possibilities and these different possibilities are used to address the different unit cells.

However, this processor arrangement requires that there are three types of unit cell A, B and C, and the existence of the four distinguishable combinations of state of the left hand or right hand neighbours. These constraints make implementation complex.

The present invention is concerned with providing a data processor architecture which is particularly simple to implement as a quantum computer, though it can also be implemented in a classical computer.

With the present invention each data bit (e.g. binary digit) is represented not by the state of a single unit cell of a processor, but by the pattern of states of a plurality of unit cells. Thus one aspect of the present invention provides a processor in the form of a cellular automaton in which each data bit is represented by a

-3-

predetermined pattern of states of a plurality of, preferably adjacent, unit cells of the processor.

With this arrangement the physical requirements on the processor can be relaxed as compared to the processor of Lloyd. The processor need have only two
5 type of unit cell as compared with the three types mentioned above.

Thus in another aspect the present invention provides a data processor comprising an array of unit cells of only two different types, the two different types of unit cell being arranged alternately in the array, each unit cell having first and second distinguishable states, and means for independently addressing the two types
10 of unit cell with a state transformation signal to which each addressed unit cell responds by undergoing a state transformation selectively in dependence upon the states of its nearest neighbours in the array.

Another requirement which can be relaxed is the way in which each cell responds to the states of the neighbours. The present invention, in another aspect,
15 provides a processor of the cellular type in which the state transformations of each unit cell occur in dependence upon whether the addressed unit cell's nearest neighbours are in mutually the same state or mutually different states. In one particular implementation, whether or not the transformation is applied is dependent on the value of the "field" which is defined as the number of neighbours in a first
20 state minus the number of neighbours in a second state. Thus it is not necessary to distinguish between left and right hand neighbours.

The above aspects can advantageously be combined.

The array may be one dimensional, such that it consists of a line of unit cells of alternating type. Where the unit cells are quantum systems, with the
25 distinguishable states being different eigenstates, the unit cells can be implemented as the non-zero-spin nuclei of a long molecule, or the non-zero-spin nuclei of donor impurity atoms in a semi-conductor, for instance. The spin of the nuclei can be manipulated by standard NMR techniques, e.g. the use of π signals at an appropriate resonant frequency to flip the spins of the nuclei, as explained in Lloyd,
30 to effect the desired state transformations. In the quantum implementation the cells can be placed in a quantum superposition of states, e.g. in NMR by using a π signal

-4-

of insufficient length to fully flip the spin. The transforms applied should be unitary, i.e. should not cause the quantum states to collapse.

Alternatively, the data processor can be implemented in a classical system, in fact in a conventional computer, with the unit cells being Boolean variables in an array stored in memory. The state transformations to implement different logical operations can then simply be implemented as software rules used to update the array.

In the data processor, data bits (or qubits in a quantum implementation) can be represented on the array as patterns of the first and second states, with each data bit being represented by the pattern of states of several adjacent unit cells.

By unit cells of different types is meant different sub-groups of cells which can be addressed independently of the others. The cells of one type are preferably addressed together, or they can be addressed individually. Further, although the unit cells are addressable in dependence upon the state of their nearest neighbours, they can also be addressed regardless of the state of the nearest neighbours.

In a simple implementation, the state transformation can simply be a switch in the state of the unit cell from one distinguishable state to the other.

Data can be loaded on the array by addressing the unit cells at the edge of the array (where the array is a line, these are the cells at the end of the line) and applying state transformations to them. These unit cells can be addressed separately from the other unit cells in the array because they have fewer neighbours and thus the net perturbative effect of their neighbours is different. In one implementation this corresponds to the set of possible "field" values for the edge cells being completely distinct from the corresponding set of values experienced by non-edge cells. The data loaded onto the edge of the array can be shifted into the array by state transformations applied to all the cells of each type.

In one embodiment data is loaded onto the array so that each data bit is separated from another data bit by a predetermined number of unit cells, and to enable logical operations to be effected a control unit, which is a predetermined pattern of states of a plurality of adjacent cells, is also loaded onto the array.

A parallel processor can be formed by loading a plurality of control units onto

-5-

the array, each being labelled (e.g. by a unique pattern of states of unit cells associated with it) so that each control unit can be addressed (e.g. to be disabled) independently. Thus another aspect of the invention provides a data processor comprising an array of unit cells of different types, there being a plurality of cells of each of said different types, each unit cell having first and second distinguishable states, and means for independently addressing the different types of unit cell with a state transformation signal to which each addressed unit cell responds by selectively undergoing a state transformation in dependence upon the states of its nearest neighbours, the processor further comprising means for loading a plurality of control units onto the array by setting selected unit cells on the array into predetermined states such that state transformation signals applied to the array cause said state transformations in dependence upon the position of the control units, each of said control units having associated with it a label such that each control unit is individually addressable.

Because the system is capable of implementation either as a quantum computer or as a classical computer, the initial description below will be in general terms applicable to both, and several logical operations and gates will be described. Then some ways of implementing the system in a quantum mechanical computer or in a classical computer will be briefly explained.

The invention will be further described by way of non-limitive example with reference to accompanying drawings, in which:-

Figure 1 is a schematic diagram of a data processor according to an embodiment of the invention;

Figure 2 is a schematic diagram of the processor of figure 1 undergoing state transformations to effect an unconditional logical operation on a particular data bit;

Figures 3a, 3b and 3c are schematic diagrams of the processor in figure 1 undergoing state transformations to apply a conditional logical operation to a particular data bit;

Figures 4a, b and c schematically illustrate a second embodiment of the invention and the performance of a logical operation using it; and

Figure 5 illustrates schematically a further logical operation using the

-6-

processor of figure 1.

As illustrated in figure 1 a data processor 1 according to an embodiment of the invention consists of a one dimensional array (i.e. a line) of unit cells of alternating type A and B. Although only eight unit cells are illustrated in figure 1, the dotted line at 4 indicates that the data processor can be of arbitrary length. The array, of course, has two ends: one a unit cell of type A, labelled 3a, and one a unit cell of type B, labelled 5a. The unit cells at the ends differ from those in the middle in that they each only have one neighbour whereas the unit cells of type A and B in the middle of the array, labelled 3 and 5 respectively, have two neighbours each (of the opposite type). As will be explained later, this difference provides for a method of loading data onto the illustrated data processor 1.

As indicated in figure 1, and as will be explained below, the unit cells do not each store a different data bit. Instead a data bit is encoded by the pattern of states of four adjacent unit cells, two of type A and two of type B.

In the illustrated array each cell has two internal states $|\downarrow\rangle$ and $|\uparrow\rangle$. (In the quantum implementation these are eigenstates and each unit cell can represent any quantum superposition of these states.) Each bit of information is represented by four consecutive unit cells in the following way: a binary zero is represented by $|\uparrow\uparrow\downarrow\downarrow\rangle$ whilst a binary one is represented by $|\downarrow\downarrow\uparrow\uparrow\rangle$. The representation of a bit X of either value can therefore be compactly written as $\bar{x}\bar{x}xx$, where x corresponds to \downarrow if $X = 0$ and \uparrow if $X = 1$, with the opposite applying to \bar{x} .

Figure 2 illustrates this arrangement schematically in a longer array than the one shown in figure 1. In figure 2a there are several unit cells 7, with the state indicated by a downwards arrow, separating each pair of bits or qubits. Three such bits x, y and z are shown loaded onto the data processor. In order to carry out logical operations the array is subjected to updates which are illustrated in the drawings and explained below. For the updates the notation A_f^U will be used which means that each cell of type A is subjected to unitary transform U if, and only if, its "field" has value f. When the U is omitted a simple inversion is implied, $|\downarrow\rangle \rightleftharpoons |\uparrow\rangle$. The "field" is defined as the number of nearest neighbours in state $|\uparrow\rangle$ minus the number in state

-7-

|1).

The way in which such updates are applied in practice depends on the way in which the processor is implemented. For instance, in the quantum implementation with the unit cells being the spins of two types of atomic nuclei in a molecule, the updates are performed using NMR techniques which can, by selecting the frequency of illuminating e.m. radiation to correspond to the resonant frequency of the desired cell type, be arranged to flip the spins of either the cells of type A or type B, depending on the states of the nearest neighbours of that cell. In a classical implementation, on the other hand, with the unit cells being an array of Boolean variables, the updates are simply applied to the array using program instructions addressing the desired variables.

Because the array as illustrated is structurally regular, and the updates are sent to all unit cells (of a particular type) globally, it is necessary, as with the scheme of Lloyd, to introduce a special "control unit" onto the array in order to be able to select a particular bit for manipulation or transformation. In figure 2a the control unit (CU) is illustrated as six consecutive unit cells in a pattern with the first pair and the last pair in the same state (illustrated by an upwards arrow) and the middle pair in the opposite state (illustrated by a downwards arrow). In this embodiment this control unit only exists in one place along the array. The effect of this control unit will be seen in the explanations of logical operations below.

Figure 2a illustrates the effect of applying a simple transformation B_0 . It will be appreciated from the definition above that this update addresses all unit cells of type B, and invert the state of those for whom the "field value" is zero (i.e. where the number of neighbours in the up state minus the number of neighbours in the down state is zero). Looking in detail at figure 2a, therefore, it can be seen that the left hand most unit cell of the data bit x is a unit cell of type B, so is addressed by this transformation. Its left hand neighbour is in the downwards state while its right hand neighbour is in the upwards state, thus the "field" is the number of nearest neighbours in the up state (1) minus the number in the down state (1) giving zero. This satisfies the field value in the transformation B_0 and so the transformation (in this case a simple inversion) is carried out on that unit cell. The transformed state is illustrated

-8-

in the lower line in figure 2a.

This same process being applied to each of the unit cells of type B in the array has the effect, as shown in the lower line of figure 2a, of moving each data bit one unit cell to the right, while moving the control unit one unit cell to the left.

- 5 Figures 2b and 2c illustrate the use of the control unit and further updates to move the control unit relative to the data. It can be seen that the sequence of updates A_0 and B_0 applied alternately move the data bits to the right and the control unit to the left. For clarity in figure 2b (and the subsequent figures) downwards arrows are omitted so that the cells marked "-" are in the downwards state. The white unit cells
- 10 are of type A and the shaded ones of type B. It can be seen in figure 2b that the control unit passes through the bit Z, leaving it unchanged, and continues until mid-way through passing bit Y. Then a new sequence of updates is applied: $B_2, A_2, A_0, B_2, A_0, B_2^u$. It will be appreciated from Figure 2 that only the cell that represents the Y bit is subject to the last update, B_2^u . Thus Y is transformed, yielding $T = U.Y$.
- 15 Then the updates preceding the last are re-applied in reverse order in order to move the control unit away from the newly transformed bit; this is shown in Figure 2c where the whole process is indicated diagrammatically for clarity. These operations, shown in figure 2, implement a general "1-bit" gate.

- To perform useful logical operations it is also necessary for the data processor
- 20 to be able to act as a two-bit gate. Figures 3a and 3b illustrate a "control-U" which is effective to apply the transform U to a certain bit (referred to as the target) if, and only if, a second bit (the control) is in state 1. Figures 3a and 3b illustrate the individual unit cells and their states in the same manner as figure 2b, while figure 3c illustrates the process in the more diagrammatic way of figure 2c. In figures 3a and
- 25 3b the target bit is S, and the control Y. The control unit moves transparently past the Z bit, and continues until mid-way through passing Y. To this point is the process is identical to figure 2c, however now the control unit itself is subject to a transformation by the update B_2 : it is altered from $\uparrow\uparrow\uparrow\uparrow\uparrow$ to $\uparrow\uparrow\uparrow\uparrow\uparrow$ if, and only if, $Y = 0$. Figure 3a shows the situation when $Y = 0$ and figure 3b shows the
- 30 corresponding situation when $Y = 1$. Both forms of the control unit will pass

-9-

transparently through bits under the same update sequence, thus the control unit moves past intervening bits W, X regardless of whether it has transformed. When S is reached a new sequence of updates is applied starting B_2 , A_2 , and the last of which B_2^U , subjects S to a transform U if, and only if, the control unit arrived in its

5 unaltered form. Thus the last update B_2^U only has an effect if $Y = 1$. Finally the updates preceding the last are reapplied in reverse order so as to return the control unit to its initial state.

It is also possible to provide a "control-control-U" gate in which the application of the transform depends upon the states of two control bits. These

10 processes are illustrated in figure 5 with X and Y as the control bits, for the four combinations of possibilities: $X = 1, Y = 1$; $X = 0, Y = 1$; $X = 1, Y = 0$; and $X = 0, Y = 0$.

The gates so far described are sufficient to efficiently implement any quantum or classical algorithm.

15 The above explanations have assumed that the array is already loaded with the data and the control unit. As briefly mentioned already, one way in which the data can be loaded is by utilising the cells at the end of the array, for whom the possible values of the field variable are 1 and -1 in contrast to the possible value of -2, 0 and 2 for all other cells. Thus the updates A_{-1} , A_1 , B_{-1} , B_1 are effective to

20 manipulate the states of the unit cells on the end to place them in a desired state. The other normal updates can then be used to shift-load these states into the centre of the array.

The way in which data is output depends on the implementation and the measurement techniques. If a cell on one end is associated with a measuring device,

25 then the bit of data to be measured can be swapped with the bit nearest the end (by a series of updates as discussed above) and then moved to the end cell by the reverse of the input technique. Alternatively, in the classical implementation, the values of the array can simply be read. With a quantum implementation a superior output procedure is possible if each cell has a third state " \rightarrow " exhibiting rapid spontaneous

30 decay to the \downarrow state. Then the state of a qubit anywhere along the array can be

-10-

measured using the 1-qubit gate of figure 2b and choosing:

$$U = \begin{pmatrix} 001 \\ 010 \\ 100 \end{pmatrix} \text{ in the basis } \{ \downarrow, \uparrow, \rightarrow \}.$$

- If the subject qubit was previously in state \downarrow , then the transformation would
- 5 leave its representative cells in the unstable state \rightarrow . From there they would decay back to \downarrow with an emission of radiation. The presence (or absence) of this emission can be detected and used to infer the state of the qubit. Repeated application of the transform produces a stream of emissions (i.e. a fluorescence), thus increasing the detection efficiency.
- 10 The above embodiments has used only one control unit in the data processor. Thus it is not possible to apply a gate operation at several points simultaneously. It is, of course, possible simply to load several control units along the array (e.g. one every 20 bits) and to apply identical gate operations simultaneously at every control unit (at every step).
- 15 A superior alternative, though, which allows control units along the array to be effectively switched on and off during the computational process is illustrated in figure 4. In Figure 4 the spacing between the data bits 7 in the array is increased considerably, and in each space a control unit 9 is put, together with a set of additional bits, some of which, labelled 11, encode a label (for instance labelling
- 20 each space uniquely) and others, labelled 13, forming an auxiliary "work-pad". Together the control unit and the additional bits effectively constitute a sub-computer 15 in the space between each data bit 7.

With this arrangement if a specific one or two bit gate G needs to be applied simultaneously at points P along the array of N bits, an initial update sequence is

25 applied simultaneously to the array to enable or disable the control units at points other than P . This is achieved by using the label bits as the input, the output being a binary variable represented by some transformation which is applied or not applied to

-11-

the control unit. When subsequent updates are applied to move the control units away from the sub-computers to perform the gate operation G on neighbouring bits (in the manner of the first embodiment), this only occurs for those control units which are not disabled. An example of a transformation which can disable a control unit is shown in figure 4b and 4c. In this sequence a control unit is "disabled" by
5 delaying it so that it is in an empty region of the array when a different, non-delayed, control unit has reached its target bit. Figure 4b illustrates the sequence in a compact schematic style, the actual updates being shown in Figure 4c. In the left side of Figures 4b and c the auxiliary bits are set to 1010 and the control unit reaches the
10 "target" data bit Q. But on the right-hand side of Figures 4b and c the auxiliary bits are set to 1111 and after the same sequence of updates the control unit has not reached the target bit Q. After the desired gate operation has been applied, the updates can be reversed to return the sub-computers 15 to their initial state.

There are a number of potential variations: (a) place a "sub-computer" only
15 every ten bits, for example; (b) "nest" the procedure to provide parallel computation within the "sub-computers" at a cost of $\ln(\ln(N))$, by arranging for each region of the data processor hitherto containing a single control unit and its associated label bits to be extended to include additional control units and labels so as to provide parallel computation within that region; (c) generalise the process performed by the "sub-
20 computer" to apply a range of transformations to the control unit, corresponding to different subsequent gate operations on the data bits; (d) in the quantum implementation make the label bits and the auxiliary bits associated with each control unit into qubits, so that the computation determining which control units are disabled becomes a quantum process producing control units in a superposition of the
25 enabled/disabled state.

It will be appreciated that this parallel implementation is not limited to the ABABAB... type of processor with only two types of unit cell, but is also applicable to any scheme using a control unit, such as the ABCABCABC... scheme proposed by Seth Lloyd and mentioned in the introduction.

30 As mentioned above the data processor of the invention can be implemented either as a quantum computer or as a classical computer. In the implementation as a

-12-

classical computer the unit cells forming the data processor could exist physically, for example each could be realised as a single micro-chip, or the cells could be implemented in software as a stored array of Boolean variables, one variable for each unit cell.

5 In more detail a data processor having N unit cells would be represented by an array with N Boolean variables. Referring to each variable as $R(i)$, where $R(i) = 0$ corresponds to a cell in state 1 and $R(i) = 1$ corresponds to a cell state 1, the cells of type A are stored as the variables $R(i)$ with i an odd number. The cells of type B are those Boolean variables $R(i)$ with i even. In this case the updates mentioned above
10 for cells of type A and B are straightforward software routines. For instance the program to implement the rule B_0 is as follows:-

Definition of Procedure "Beta_Zero":

Set loop=2
15 Repeat the following until loop=N
If ($R[i-1]=1$ and $R[i+1]=0$) or ($R[i-1]=0$ and $R[i+1]=1$)
then set $R[i]=1-R[i]$;
Set loop=loop+2;
End of repeated section
20 End of Procedure Definition

And similarly the part to implement the rule A_2 is:

Definition of Procedure "Alpha_two":

25 Set loop=3
Repeat the following until loop>N:
If ($R[i-1]+R[i+1]=2$) then set $R[i]=1-R[i]$;
Set loop=loop+2;
End of repeating section
30 End of Procedure

-13-

In order to "run" the processor the list of updates (e.g. the list shown down the right hand side of figures 2a, b, 3a, b, 4c and 5) needed to perform a particular operation are stored e.g. in a disk file, and then a main routine is run by the computer's processor as follows:-

5

Look at the first update in the list of updates.

Repeat the following until the end of the list of updates is reached:

If current update is "A0" then apply procedure alpha_zero

10

Otherwise if current update is "A1" then apply procedure
alpha-one ...etc.

Otherwise if current update is "B2" then apply
procedure beta_two

Look at next update in the list of updates.

End of repeat loop.

15

As regards quantum implementations, the fact that the present invention involves only two types of unit cell makes implementation using the current NMR approaches (e.g. based on long hydrocarbon molecules possessing a number of spin-non-zero nuclei as unit cells) considerably easier because only two addressable types of unit cell are needed. The relaxation on the requirement for how the unit cell reacts to its neighbours, in that each cell only needs to react to the number of neighbours in one state minus the number in the other (rather than needing to "know" which neighbour is in which state) also reduces the difficulties of implementation. A solid state implementation is also possible in which the unit cells are again represented by the state of nuclei spins, but in donor impurity atoms embedded in silicon. Previously such solid state implementations of quantum computers have proposed the use of electrostatic gates near the donor impurities to control specific qubits. However these electrodes represent a principle source of decoherence in the system, and also increase the difficulty of construction. With the present invention, it is only necessary to address qubits globally, not individually, and so the role of the individual electrodes for addressing individual qubits is removed.

30

CLAIMS

1. A data processor comprising an array of unit cells of only two
5 different types, the two different types of unit cell being arranged alternately in the
array, each unit cell having first and second distinguishable states, and means for
independently addressing the two types of unit cell with a state transformation signal
to which each addressed unit cell responds by undergoing a state transformation
selectively in dependence upon the states of its nearest neighbours in the array.
- 10 2. A data processor according to claim 1 wherein the state
transformation is applied in dependence upon whether the addressed unit cell's
nearest neighbours are in mutually the same state or mutually different states.
- 15 3. A data processor according to claim 1 or 2 wherein the means for
independently addressing the two types of unit cells addresses each type of unit cell
by applying to the whole array the state transformation signal in the form of a
physical stimulus to which unit cells of the other type are substantially inert.
- 20 4. A data processor according to claim 1, 2 or 3 wherein the array is one
dimensional, consisting of a line of unit cells of alternating type.
- 25 5. A data processor comprising an array of unit cells of different types,
there being a plurality of cells of each of said different types, each unit cell having
first and second distinguishable states, and means for independently addressing the
different types of unit cell with a state transformation signal to which each addressed
unit cell responds by selectively undergoing a state transformation in dependence
upon whether its nearest neighbours are in mutually the same state or mutually
different states.
- 30 6. A data processor according to claim 1, 2, 3 4 or 5 wherein data bits are
represented on the array as patterns of said first and second states, each data bit being

-15-

represented by a pattern of states formed by a plurality of adjacent unit cells.

7. A data processor according to any one of claims 1 to 6 wherein each data bit is represented by a pattern of states formed by four adjacent unit cells.

5

8. A data processor according to claim 7 wherein the data bits are binary data bits with a binary one being represented by a first adjacent pair of said four adjacent unit cells being in a first state and the second pair being in a second state.

10

9. A data processor according to any one of the preceding claims further comprising at least one of:

first means for simultaneously addressing all unit cells of the array with a state transformation signal to which all the unit cells respond;

15

second means for simultaneously addressing all unit cells of the array with a state transformation signal to which the unit cells respond in dependence on the states of their nearest neighbours;

third means for addressing all unit cells of one of said different types in the array with a state transformation signal to which all the unit cells of said one type respond.

20

10. A data processor according to any one of the preceding claims wherein the state transformation switches the state of the unit cell between said first and second distinguishable states.

25

11. A data processor according to any one of the preceding claims further comprising loading means for loading data onto the array by applying a first state transformation to a unit cell on the edge of the array to set it into a desired state and a second state transformation to move the data to a neighbouring unit cell within the array by transforming said neighbouring unit cell into the same state.

30

12. A data processor according to claim 11 wherein the loading means

-16-

loads data bits onto the array such that they are separated by a predetermined number of unit cells which are in a selected one of said states.

13. A data processor according to claim 11 or 12 wherein the loading
5 means is operable to load a control unit onto the array, the control unit comprising a predetermined pattern of states of a plurality of adjacent unit cells.

14. A data processor according to claim 13 wherein the control unit
10 comprises a predetermined pattern of states of six adjacent unit cells.

15. A data processor according to claim 14 wherein the predetermined
pattern of states is "110011" where each digit represents the state of a corresponding
one of the six adjacent unit cells and "1" and "0" represent the two different states.

15 16. A data processor according to claim 13, 14 or 15, wherein there are a
plurality of control units each having associated with it a set of states constituting a
label such that each of said plurality of control units may be independently
manipulated by a computational process involving each control unit and its label.

20 17. A data processor comprising an array of unit cells of different types,
there being a plurality of cells of each of said different types, each unit cell having
first and second distinguishable states, and means for independently addressing the
different types of unit cell with a state transformation signal to which each addressed
unit cell responds by selectively undergoing a state transformation in dependence
25 upon the states of its nearest neighbours, the processor further comprising means for
loading a plurality of control units onto the array by setting selected unit cells on the
array into predetermined states such that state transformation signals applied to the
array cause said state transformations in dependence upon the position of the control
units, each of said control units having associated with it a set of states constituting a
30 label such that each of said plurality of control units may be independently
manipulated by a computational process involving each control unit and its label.

-17-

18. A data processor according to claim 16 or 17 wherein the label comprises a plurality of unit cells adjacent the control unit.

5 19. A data processor according to claim 16 or 17 wherein each of said plurality of control units also has associated with it a plurality of adjacent unit cells set into a predetermined state.

10 20. A data processor according to any one of claims 16 to 19 wherein pairs of adjacent control units are mutually separated by a plurality of data bits.

15 21. A data processor according to any one of claims 16 to 20 wherein each region of the data processor hitherto containing a single control unit and its associated label bits is extended to include additional control units and labels so as to provide parallel computation within that region.

20 22. A data processor according to any one of claims 16 to 21 wherein a plurality of different transformations are applicable to the control units corresponding to different subsequent operations on the data bits.

25 23. A data processor according to any one of claims 16 to 22 wherein the labels and auxiliary bits associated with each control unit are represented by quantum systems in a quantum superposition of states, whereby the control units may be in a superposition of an enabled and disabled state.

30 24. A data processor according to any one of the preceding claims wherein said unit cells are Boolean variables in an array stored in the memory of a computer.

35 25. A data processor according to any one of claims 1 to 22 wherein the unit cells are quantum systems and said distinguishable states are different

-18-

eigenstates of the system such that each unit cell can be in a quantum superposition of the distinguishable states.

26. A data processor according to claim 23 or 25 wherein the state
5 transformation is a unitary transform.

27. A data processor according to claim 23, 25 or 26 wherein the quantum
systems are non-zero-spin nuclei of a molecule, said distinguishable states being
different spin states, said state transformations being effected by illumination of the
10 array with electromagnetic radiation of a frequency selected to flip the spin of the
unit cells to be addressed.

28. A data processor according to claim 23, 25 or 26 wherein the quantum
systems are non-zero-spin nuclei of donor impurity atoms in a semiconductor.
15

29. A data processor constructed and arranged to operate substantially as
hereinbefore described with reference to and as illustrated in the accompanying
drawings.

1/10

Fig.1.




Fig.2(a).




Fig.2(b).





Fig.2(c).





$$\underbrace{Y=0}_{\text{control unit}}$$



Fig. 3(b).



5/10

Fig.3(c)

Control-U



6/10

Fig.4(a).





Fig.4(b).



NAME	AGE	SEX	REL.	DATE	TIME	PLACE	REMARKS
JOHN J. BROWN	25	M	SON	1910	10:30	ST. LOUIS	ARRIVED
MARY J. BROWN	22	F	DAUGHTER	1910	11:00	ST. LOUIS	ARRIVED
WILLIAM J. BROWN	20	M	SON	1910	11:30	ST. LOUIS	ARRIVED
ELIZABETH J. BROWN	18	F	DAUGHTER	1910	12:00	ST. LOUIS	ARRIVED
JAMES J. BROWN	15	M	SON	1910	12:30	ST. LOUIS	ARRIVED
MARGARET J. BROWN	12	F	DAUGHTER	1910	13:00	ST. LOUIS	ARRIVED
CHARLES J. BROWN	10	M	SON	1910	13:30	ST. LOUIS	ARRIVED
EDWARD J. BROWN	8	M	SON	1910	14:00	ST. LOUIS	ARRIVED
JOHN J. BROWN	5	M	SON	1910	14:30	ST. LOUIS	ARRIVED
MARY J. BROWN	3	F	DAUGHTER	1910	15:00	ST. LOUIS	ARRIVED
WILLIAM J. BROWN	1	M	SON	1910	15:30	ST. LOUIS	ARRIVED
ELIZABETH J. BROWN	0	F	DAUGHTER	1910	16:00	ST. LOUIS	ARRIVED
JAMES J. BROWN	0	M	SON	1910	16:30	ST. LOUIS	ARRIVED
MARGARET J. BROWN	0	F	DAUGHTER	1910	17:00	ST. LOUIS	ARRIVED
CHARLES J. BROWN	0	M	SON	1910	17:30	ST. LOUIS	ARRIVED
EDWARD J. BROWN	0	M	SON	1910	18:00	ST. LOUIS	ARRIVED
JOHN J. BROWN	0	M	SON	1910	18:30	ST. LOUIS	ARRIVED
MARY J. BROWN	0	F	DAUGHTER	1910	19:00	ST. LOUIS	ARRIVED
WILLIAM J. BROWN	0	M	SON	1910	19:30	ST. LOUIS	ARRIVED
ELIZABETH J. BROWN	0	F	DAUGHTER	1910	20:00	ST. LOUIS	ARRIVED
JAMES J. BROWN	0	M	SON	1910	20:30	ST. LOUIS	ARRIVED
MARGARET J. BROWN	0	F	DAUGHTER	1910	21:00	ST. LOUIS	ARRIVED
CHARLES J. BROWN	0	M	SON	1910	21:30	ST. LOUIS	ARRIVED
EDWARD J. BROWN	0	M	SON	1910	22:00	ST. LOUIS	ARRIVED
JOHN J. BROWN	0	M	SON	1910	22:30	ST. LOUIS	ARRIVED
MARY J. BROWN	0	F	DAUGHTER	1910	23:00	ST. LOUIS	ARRIVED
WILLIAM J. BROWN	0	M	SON	1910	23:30	ST. LOUIS	ARRIVED
ELIZABETH J. BROWN	0	F	DAUGHTER	1910	24:00	ST. LOUIS	ARRIVED
JAMES J. BROWN	0	M	SON	1910	24:30	ST. LOUIS	ARRIVED
MARGARET J. BROWN	0	F	DAUGHTER	1910	25:00	ST. LOUIS	ARRIVED
CHARLES J. BROWN	0	M	SON	1910	25:30	ST. LOUIS	ARRIVED
EDWARD J. BROWN	0	M	SON	1910	26:00	ST. LOUIS	ARRIVED
JOHN J. BROWN	0	M	SON	1910	26:30	ST. LOUIS	ARRIVED
MARY J. BROWN	0	F	DAUGHTER	1910	27:00	ST. LOUIS	ARRIVED
WILLIAM J. BROWN	0	M	SON	1910	27:30	ST. LOUIS	ARRIVED
ELIZABETH J. BROWN	0	F	DAUGHTER	1910	28:00	ST. LOUIS	ARRIVED
JAMES J. BROWN	0	M	SON	1910	28:30	ST. LOUIS	ARRIVED
MARGARET J. BROWN	0	F	DAUGHTER	1910	29:00	ST. LOUIS	ARRIVED
CHARLES J. BROWN	0	M	SON	1910	29:30	ST. LOUIS	ARRIVED
EDWARD J. BROWN	0	M	SON	1910	30:00	ST. LOUIS	ARRIVED
JOHN J. BROWN	0	M	SON	1910	30:30	ST. LOUIS	ARRIVED
MARY J. BROWN	0	F	DAUGHTER	1910	31:00	ST. LOUIS	ARRIVED
WILLIAM J. BROWN	0	M	SON	1910	31:30	ST. LOUIS	ARRIVED
ELIZABETH J. BROWN	0	F	DAUGHTER	1910	32:00	ST. LOUIS	ARRIVED
JAMES J. BROWN	0	M	SON	1910	32:30	ST. LOUIS	ARRIVED
MARGARET J. BROWN	0	F	DAUGHTER	1910	33:00	ST. LOUIS	ARRIVED
CHARLES J. BROWN	0	M	SON	1910	33:30	ST. LOUIS	ARRIVED
EDWARD J. BROWN	0	M	SON	1910	34:00	ST. LOUIS	ARRIVED
JOHN J. BROWN	0	M	SON	1910	34:30	ST. LOUIS	ARRIVED
MARY J. BROWN	0	F	DAUGHTER	1910	35:00	ST. LOUIS	ARRIVED
WILLIAM J. BROWN	0	M	SON	1910	35:30		









Fig.5.



10/10

Fig.5 (Cont).



Attorney's Docket No.

RULE 63 (37 C.F.R. § 1.63)
DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATION
IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

As below named inventor(s), I/we hereby declare that

This declaration is of the following type:

- | | | |
|---|---------------------------------------|---|
| <input type="checkbox"/> original | <input type="checkbox"/> design | <input type="checkbox"/> supplemental |
| <input checked="" type="checkbox"/> national stage of PCT | | |
| <input type="checkbox"/> divisional | <input type="checkbox"/> continuation | <input type="checkbox"/> continuation-in-part |

My/our residence, post office address and citizenship are as stated below next to my/our name.

I/we believe I/we am/are the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

DATA PROCESSOR

the specification of which (check one)

- ☐ is attached hereto
- ☐ was filed on _____
in the United States Patent and Trademark Office as Application Serial No. _____
and was amended on _____ (if applicable)
- ☐ was described and claimed in PCT International Application No. PCT/GB00/02573
filed on 5 Jul 2000
and as amended under PCT Article 19 on _____ (if any)

I/we hereby state that I/we have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I/we acknowledge the duty to disclose information which is material to patent ability as defined in 37 C.F.R. § 1.56.

I/we hereby claim foreign priority benefits under 35 U.S.C §119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate or under § 365(a) of any PCT International Application(s) which designated at least one country other than the United States of America, listed below and have also identified below any foreign application for patent or inventor's certificate or PCT International Application having a filing date before that of the application on which priority is claimed:

COMBINED DECLARATION AND POWER OF ATTORNEY**PRIOR FOREIGN/PCT APPLICATION(S) AND ANY PRIORITY CLAIMS UNDER 35 U.S.C. §119**

Application No.	Country	Filing Date	Priority Claimed	
			Yes	No
9916209.1	GB	9 Jul 1999	X	
PCT/GB00/02573		5 Jul 2000		

I/we hereby claim the benefit under 35 U.S.C. § 119(e) of any United States Provisional Application(s) listed below:

UNITED STATES PROVISIONAL APPLICATION(S)

Application No.	Filing Date

I/we hereby claim the benefit under 35 U.S.C. § 120 of any United States Application(s) or § 365(c) of any PCT International Application(s) designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International Application in the manner provided by the first paragraph of 35 U.S.C. § 112, I/we acknowledge the duty to disclose information which is material to patent ability as defined in 37 C.F.R. § 1.56 which became available between the filing date of the prior application and the national PCT international filing date of this application.


PRIOR UNITED STATES/PCT INTERNATIONAL APPLICATION(S)

Application No.	Filing Date	Status (patented, pending/abandoned)
PCT/GB00/02573	5 Jul 2000	


17
And I hereby appoint Nixon & Vanderhye P.C., 1100 North Glebe Road, 8th Floor, Arlington, Virginia 22201-4714, telephone number (703) 816-400 (to whom all communications are to be directed), and the following attorneys thereof (of the same address) individually and collectively my attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith and with the resulting patent: Arthur R. Crawford, 25327; Larry S. Nixon, 25640; Robert A. Vanderhye, 27076; James T. Hosmer, 30184; Robert W. Faris, 31352; Richard G. Besha, 22770; Mark E. Nusbaum, 32348; Michael J. Keenan, 32106; Bryan H. Davidson, 30251; Stanley C. Spooner, 27393; Leonard C. Mitchard, 29009; Duane M. Byers, 33363; Paul J. Henon, 33626; Jeffry H. Nelson, 30481; John R. Lastova, 33149; H. Warren Burnam, Jr., 29366; Thomas E. Byrne, 32205.

I/we hereby declare that all statements made herein of my/our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C § 1001 and that such willful false statements may jeopardise the validity of the application or any patent issued thereon.

COMBINED DECLARATION AND POWER OF ATTORNEY



Inventors Signature



Date

Full name of first/sole inventor

Simon Charles BENJAMIN

Citizenship

the United Kingdom

Residence(City)

the United Kingdom



Post Office Address

Department of Physics University of Oxford Parks Road Oxford OX1
3PJ the United Kingdom